



Title: System And Method For In-System Programming Through An On-System JTAG Bridge Of Programmable Logic Devices On Multiple Circuit Boards Of A System

Inventor(s): Paul Mantey -- Docket No.: 10016250-1 Attorney: William J. Streeter (970) 898-3886


3/7



Attorney: William J. Streeter (970) 898-3886



Attorney: William J. Streeter (970) 898-3886



Attorney: William J. Streeter (970) 898-3886

6/7 Figure 7 FPGA DetectsChecksum Error 702 FPGA Signals System Management Subsystem 704 Signal OS to Request Update 706 Update as per flowchart of Figure 4 708 Soft-Boot FPGA 228 226 802 232 800 826 Address Decode IIC Interface Slave Status Physical Layer & control registers Regs Internal 818 Bus 804 816 JTAG state FIFO - Data From FIFO - Data To Selection Bypass machines JTAG 808 **JTAG 806** Register 810 Serial-Parallel Parallel -Serial 812 Converter Converter 814 Input Multiplexors Figure 8 Clock/Select Gating Logic 822 824 **JTAG JTAG JTAG JTAG** Port Port Port Port 820 820 820 820

Title: System And Method For In-System Programming Through An On-System JTAG Bridge Of Programmable Logic Devices On Multiple Circuit Boards Of A System Inventor(s): Paul Mantey – Docket No.: 10016250-1
Attorney: William J. Streeter (970) 898-3886

7/7




Figure 9